

Express Mailing Label No. EL585552456US

Docket No. 11675.185

UNITED STATES PATENT APPLICATION

of

Kevin G. Donohoe

and

David S. Becker

for

GAS PULSING FOR ETCH PROFILE CONTROL

UNITED STATES PATENT AND TRADEMARK OFFICE
WASHINGTON, DC 20530

BACKGROUND OF THE INVENTION

1. The Field of the Invention

The present invention relates to semiconductor manufacturing in general, and more particularly to pulsing of gas flow as applied to selectively etching semiconductor structures having high aspect ratios, using a pulsed gas plasma, and the manufacture of semiconductor devices made thereby.

2. Background of the Invention

In the microelectronics industry, a "substrate" refers to one or more semiconductor layers or structures which includes active or operable portions of semiconductor devices. In the context of this document, the term "semiconductor substrate" is defined to mean any construction comprising semiconductive material, including but not limited to bulk semiconductive material, such as a semiconductive substrate, either alone or in assemblies comprising other materials thereon, and semiconductive material layers, either alone or in assemblies comprising other materials. The term "substrate" refers to any supporting structure including, but not limited to, the semiconductive substrates described above.

Miniaturization is the process of crowding an ever-increasing number of microelectronic devices into the same amount of semiconductive substrate real estate while maintaining and/or improving the quality of each microelectronic device. The pressure to fabricate ever-smaller microelectronic devices on the active surface of semiconductive substrates consequently requires the formation of smaller topographical features that define the components of the microelectronic devices. One such feature is the contact corridor, also known as the contact hole or channel (hereinafter "contact") which typically comprises a

1 cylindrical depression that extends through a dielectric layer to an underlying structure that
2 is electrically conductive or electrically semiconductive.

3 As the miniaturization process continues into the sub-micron range, process control
4 and capability must also be improved. Miniaturization processes should nowadays be
5 reliable at length scales that are smaller than 0.25 μ m. As an example, a contact in the sub-
6 half micron range preferably retains a specified critical dimension (CD) during a high-aspect
7 ratio anisotropic etch through the dielectric layer in which it is formed. The contact opening
8 will preferably maintain its initial cylindrical cross-section during the etch process. The etch
9 process should not extend beyond the CD into underlying structures, nor create a contact too
10 small (e.g., by tapering) nor too big (e.g., by bowing).

11 A "polymer gas" is an etchant that results in polymer deposition on a substrate or
12 feature being etched. The difficulty of controlling high selectivity etch processes that use
13 these so-called "polymer gases" increases as the required amount of selectivity and/or aspect
14 ratio of the contact increases. For example, high aspect ratio contact etching requires control
15 of the profiles at the top and at the bottom of the feature, while at the same time maintaining
16 mask and substrate selectivity. Similarly, self-aligned contact (SAC) etches require that the
17 etch continue while the local dimension of the etch front is suddenly shrunk in the narrow
18 space defined by one or two sidewall films that are not to be etched.

19 Process performance problems include etches that tend to fail for 1) "etch stop", so
20 called because the etch process stops abruptly; 2) excessive etch profile taper; or 3) profile
21 widening, or "bow".

22 Under conventional operating conditions, the process windows for these etch steps
23 are small compared to the ability of the hardware to control the process variables. One such
24 variable is flow rate. Typically, too low a process gas flow rate results in low selectivity, and
25 too high a process gas flow rate results in a tapered profile or etch stop. These results are
26

usually interpreted in terms of the buildup of polymer on the etch front and on the feature sidewalls.

Another problem in conventional practice is that the difference between the mixture of feed gases needed to obtain a good result is very close to the composition of feed gases that causes the etch to fail. In other words, the amount of polymer deposition is too sensitive to gas flow variations to control the etch process over the range of tools, conditions, and incoming material variations encountered under wafer fabrication conditions. It would be an advance in the art to overcome this and the foregoing problems.

SUMMARY OF THE INVENTION

1
2 The present invention provides a method to reduce or substantially eliminate the
3 above-stated process failure mechanisms. The polymer deposition process disclosed herein
4 is controlled in a unique manner with respect to the process of the present invention. It
5 provides for the use of a pulsed flow of a gas, such as a polymer gas, to achieve an etch that
6 would otherwise fail for selectivity when used in any one of a variety of etch process. For
7 instance, the etch process can be used in a self-aligned contact etch (SAC) or other etch
8 process that is used to form a high aspect ratio feature.

9 It is worth noting that the mechanism for pulsing etch gases is distinct from that of
10 pulsing the power of the reactor. The term "gas pulsing" as used herein means alternating
11 different gas flow conditions. Gas pulsing refers more particularly to the sequential,
12 repetitive use of a plurality of different time varying gas flow rates in a process or in a
13 process step. The pulsing of the particular gas takes place for a time such that the time-
14 varying high flow and low flow conditions are exhibited in the etch chamber. In some
15 embodiments of the present invention, gas pulsing takes place for more than two cycles.
16 Pulsing refers to time-varying gas flow rates, with no limitation as to the amplitudes, phases
17 and other characteristics of time-varying phenomena as applied to pulsed gas flows.
18 Furthermore, pulsing includes varying gas flow rates between at least two flow rate values,
19 one of which might be as small as zero. Accordingly, "pulsed flow" refers to a time-varying
20 flow between a maximum flow rate and a minimum flow rate regulated in a way such that
21 the flow rate preferably experiences at least two periods. The number of different process
22 gases that are subjected to pulsed flow conditions in embodiments of the present invention
23 is not a limiting factor. Accordingly, one or more than one gas can be subjected to pulsed
24 flow conditions, and when more than one gas flow is pulsed, the pulsing characteristics of
25 each gas can be different from the pulsing characteristics of any other gas. Examples of
26

WORKMAN, NYDEGGER & SEELEY
A PROFESSIONAL CORPORATION
ATTORNEYS AT LAW
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE
SALT LAKE CITY, UTAH 84111

1 gases whose flow rate can be subjected to pulsing according to the present invention include
2 gases such as etchant gases, gases that lead to the deposition of a protective layer, gases that
3 modify the deposition of a protective layer, and gases that modify etching. In contrast to gas
4 pulsing, "pulsing the power of a reactor" typically describes the repetitive cycling of a power
5 value in an etch step between two amplitudes.

6 The present invention relates to time-varying gas flow rates as applied to the
7 manufacturing of semiconductor devices in processes such as anisotropically etching
8 processes. In one embodiment of the inventive process, an anisotropic etch is conducted
9 through a layer of dielectric material, such as silicon dioxide. The anisotropic etch process
10 etches through silicon dioxide and then stops on an underlying layer. In one embodiment,
11 the present invention provides a process that is suitable for use in a high density etch tool,
12 such as, for example, the Applied Materials IPS Centura® system, for etching silicon dioxide
13 by a pulsed delivery of a gas mixture to control the flow rate of an etch gas mixture. When
14 a high density etch tool is used to etch through silicon dioxide using a pulsed delivery to
15 control the flow rate of an etch gas mixture, the etch gas mixture etches the silicon dioxide
16 dielectric layer substantially anisotropically and stops etching on an underlying layer that is
17 compositionally dissimilar to the silicon dioxide dielectric layer. Examples of the underlying
18 layer include, but are not limited to, silicon, silicides such as refractory metal silicides, metal
19 films, silicon nitride, silicon oxynitride, and doped silicon dioxide such as
20 borophosphosilicate glass (BPSG), phosphosilicate glass (PSG), and borosilicate glass
21 (BSG).

22 Gas pulses that increase the flow rate of a gas preferably increase the polymer
23 deposition rate on the substrate or feature as used in embodiments of this invention to control
24 deposition on the etch fronts and on feature and mask sidewalls. Similarly, pulses according
25 to this invention that decrease the flow rate of such a gas preferably have an opposite and still
26

WORKMAN, NYDEGGER & SEELEY
A PROFESSIONAL CORPORATION
ATTORNEYS AT LAW
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE
SALT LAKE CITY, UTAH 84111

1 controllable effect. Also, the use of pulses of increased flow of a gas that can decrease
2 polymer deposition rates on the substrate or feature under the conditions of the etch process
3 can be used according to the present invention to control the selectivities and profiles without
4 having the etch process lose profile control or encounter etch stop. A self-aligned contact
5 (SAC) is used hereinbelow as an example and not as a limitation. The pulsing according to
6 the present invention is preferably applied in a highly controlled way. This type of control
7 can be achieved by any one among a variety of mechanisms, such as mechanisms that use
8 piezoelectric valves, or other mechanisms to vary at high speed, precisely and controllably,
9 at least one gas flow rate between at least two different flow rate values.

10 These and other features of the invention will become apparent to those skilled in
11 the art after referring to the following description and examples.
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

BRIEF DESCRIPTION OF THE DRAWINGS

1
2 In order that the manner in which the above-recited and other advantages of the
3 invention are obtained may be more fully explained, a more particular description of the
4 invention briefly described above will be rendered by reference to specific embodiments and
5 applications thereof which are illustrated in the appended drawings. Understanding that
6 these drawings depict only typical embodiments and applications of the invention and are not
7 therefore to be considered to be limiting of its scope, the invention will be described and
8 explained with additional specificity and detail through the use of the accompanying
9 drawings in which:

10 Figure 1 is a schematic cross-sectional and wiring schematic of an etcher, such as
11 a high density etcher, suitable for use with the process of the present invention and together
12 therewith comprising an embodiment of an inventive etch system with an example of a
13 pulsed flow control including a manifold with piezoelectric valves.

14 Figure 2 is a schematic cross-section of a layered semiconductor substrate, after a
15 self-aligned contact etch has been performed, according to an embodiment of the process of
16 the present invention.

17 Figure 3 is a schematic cross-section of the layered semiconductor substrate of
18 Figure 2, prior to undergoing the self-aligned contact etch.

19 Figure 4 is a schematic cross-section of the layered semiconductor substrate of
20 Figure 2, illustrating a failed self-aligned contact etch resulting from loss of selectivity that
21 is experienced in conventional practice.

22 Figure 5 is a schematic cross-section of the layered semiconductor substrate of
23 Figure 2, illustrating a failed self-aligned contact etch resulting from "etch stop" that is
24 experienced in conventional practice.

WORKMAN, NYDEGGER & SEELEY
A PROFESSIONAL CORPORATION
ATTORNEYS AT LAW
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE
SALT LAKE CITY, UTAH 84111

Figure 6 is a schematic cross-section of the layered semiconductor substrate, after a high aspect ratio etch has been performed, according to an embodiment of the process of the present invention.

Figure 7 is a schematic cross-section of the layered semiconductor substrate of 6, prior to undergoing the high aspect ratio etch.

Figure 8 is a schematic cross-section of the layered semiconductor substrate of Figure 7, illustrating a failed high aspect ratio contact etch resulting from bowing.

Figure 9 is a schematic cross-section of the layered semiconductor substrate of Figure 7, illustrating a failed high aspect ratio contact etch resulting from tapering.

Figure 10 is a graph illustrating the increased process window achievable with the process of the present invention.

Figure 11A-11B show approximate concentration and state responses for pulsing conditions like those under which data shown in Fig. 10 were obtained.

Figures 12A-12B are graphs illustrating a pulsing regime in which no steady state condition is reached for any of the states.

Figures 13A-13B are graphs illustrating a pulsing regime in which steady state conditions are reached for state 1.

Figures 14A-14B are graphs illustrating a pulsing regime in which steady state conditions for state 1 are just reached and state 2 steady state conditions are attained to an extent of about 60%.

Figure 15 is a graph illustrating a flow sequence in a two-stop non-pulsed process.

Figure 16 is a graph illustrating a flow sequence in a multi-step process in which one gas is pulsed in one of the steps.

Figure 17 is a graph illustrating a flow sequence in a multi-step process in which all gases are pulsed in both steps at the same period and duty cycle.

Figure 18 is a graph illustrating a timing chart for the gas flow rates of two gases with different periods or duty cycles.

WORKMAN, NYDEGGER & SEELEY

A PROFESSIONAL CORPORATION
ATTORNEYS AT LAW
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE
SALT LAKE CITY, UTAH 84111

1 **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

2 Additional advantages of the present invention will become readily apparent to those
3 skilled in this art from the following detailed description, wherein preferred embodiments
4 of the invention are shown and described in the disclosure, simply by way of illustration of
5 the best mode contemplated for carrying out the invention. As will be realized, the invention
6 is capable of other and different embodiments, and its several details are capable of
7 modifications in various obvious respects, all without departing from the invention.
8 Accordingly, the drawings and description are to be regarded as illustrative in nature, and not
9 as restrictive.

10 A novel etching process for the fabrication of semiconductor devices is described
11 herein. In the following description, numerous specific details are set forth, such as specific
12 materials and process parameters, etc., in order to provide a thorough understanding of the
13 present invention. It will be obvious, however, to one skilled in the art that the present
14 invention may be practiced without these specific details. In other instances, well known
15 aspects of etching processes and machinery have not been described in particular detail in
16 order to avoid unnecessarily obscuring the present invention. It is to be understood that the
17 drawings, wherein like structures are provided with like reference designations, are
18 diagrammatic and schematic representations of embodiments of the present invention and
19 are not drawn to scale.

20 Some of the drawings, as will be apparent from the context below, depict partial
21 diagrammatic representations of a semiconductor device such as a semiconductor substrate
22 and a self-aligned contact thereto as a part of an integrated circuit structure. Thus, the
23 drawings only show the structures necessary to understand illustrations of the present
24 invention. Additional structures known in the art have not been included to maintain the
25 clarity of the drawings.
26

Referring to Figure 1, an inductively-coupled plasma etcher is schematically represented. U.S. Patent No. 5,423,945, assigned to Applied Materials, Inc., which discloses the structure and operation of some features of an apparatus which is generally depicted in Figure 1, is incorporated herein by reference.

The system 10 includes an etch chamber 12 primarily defined between a grounded silicon roof 14, an RF powered (bias) semiconductive substrate support 16, and a silicon ring 18 surrounding the semiconductive substrate support 16, on which a semiconductive substrate 100 is disposed for processing. A plasma, generated over semiconductive substrate 100 is confined by magnetic fields, as seen at reference numerals 22 and 24. Gases are supplied to chamber 12 through a valved manifold 26, which is connected to a plurality of gas sources (not shown). Mechanisms 17 are used for controlling the pulsing conditions according to the present invention. These mechanisms are piezoelectric valves in some embodiments of the present invention. In other embodiments, these mechanisms are replaced by any other devices that can also be effectively used to vary at high speed, precisely and controllably, at least one gas flow rate between at least two different rate values. Evacuation of etch chamber 12 may be effected as desired through a valve 28, as is known in the art.

An RF power source is supplied to an inner antenna 30 and outer antenna 32 by an RF generator 34. The inner and outer antennae 30 and 32 are tuned for resonance in order to provide an efficient inductive coupling with plasma 20. Inner antenna 30, outer antenna 32, RF generator 34, and associated circuitry comprise a source network 36. Bias power is also supplied to semiconductive substrate support 16 by RF generator 34. RF generator 34, supplying power to semiconductive substrate support 16, comprises a bias network 38 with associated circuitry as shown. RF bias power is delivered at 1.7 ± 0.2 MHz, RF outer antenna power at 2.0 ± 0.1 MHz, and RF inner antenna power at 2.3 ± 0.1 MHz. Other details of the

1 system 10 being entirely conventional, no further discussion thereof is required.
2 Semiconductive substrate 100 is attached to a monopolar electrostatic chuck 16.

3 Currently, Applied Materials, Inc., of Santa Clara, California, offers the Dielectric
4 Etch IPS Centura® system (the "IPS system") for etching high aspect ratio contacts, among
5 other uses. The IPS system uses an inductively-coupled, parallel plate technology that
6 employs temperature controlled Si surfaces within the etch chamber in combination with
7 fluorine-substituted hydrocarbon etch gases to achieve an oxide etch having a selectivity of
8 BoroPhosphoSilicateGlass (BPSG) oxide to silicon nitride in excess often to one.

9 The IPS system can be used in a plasma process that employs a gas flow of a
10 relatively high rate and somewhat complex chemistry, relatively high process temperatures,
11 and CO (carbon monoxide) in the gas mixture. Specifically, the process employs 300-400
12 (and preferably 358) standard cubic centimeters per minute (sccm) Ar (argon), 55 sccm CO,
13 32 sccm CHF₃ (trifluoromethane), and 26 sccm CH₂F₂ (difluoromethane) with a process
14 pressure of 50 mTorr. Source power input is about 1650 watts, apportioned as 1400 watts to
15 the outer antenna and 250 watts to the inner antenna. Bias power is about 800 watts. It is
16 desirable that a high volume of Ar be used to maintain a plasma state within the etch
17 chamber of the IPS system.

18 The IPS system employs an adjustable, dual-antennae inductive source and bias
19 power control to adjust etch results. Under conditions considered appropriate for
20 commercially useful etch processes, this tool, and others, can deposit >500Å/min of polymer
21 on the semiconductive substrate 100 if the bias power is set to zero. In other words, any
22 surface that is not powered is exposed to a flux of pre-polymer material that will deposit on
23 the surface, unless conditions are altered to prevent its deposition.

24 As will become apparent from the following discussion, the foregoing description
25 of an IPS system depositing a polymer layer is not provided as a limitation to the present
26

1 invention, but merely as an example of a system and process with which embodiments of the
2 present invention can be implemented. Other systems and processes can also be used to
3 effectively implement embodiments of the present invention, as it will be appreciated by
4 those of ordinary skill in the art.

5 Figures 2-5 and Figures 6-9 schematically show partial cross-sectional views that
6 illustrate a technique for performing selective sidewall deposition for a self-aligned contact
7 etch and a high aspect ratio contact etch, respectively, for a semiconductor device according
8 to the present invention. While these drawings depict the formation of a single contact to a
9 substrate, it should be understood that a multiplicity of recesses, other than those comprising
10 a contact opening, would be typically formed during fabrication of a semiconductor device.
11 As such, it should be understood that the illustrations shown in Figs. 2-9 are not meant to be
12 actual cross-sectional views of any particular semiconductor device, but are merely idealized
13 representations which are employed to more clearly and duly depict and describe
14 embodiments of the process of the present invention than would otherwise be possible.

15 One aspect of the present invention relates to extending the process window for the
16 above-mentioned selective etch processes. Under standard operating conditions, the process
17 windows for these etch steps are small in light of the ability of the hardware to control the
18 process variables. One such variable is gas flow rate. In conventional practice, a low flow
19 rate generally results in low selectivity, and a higher flow rate generally results in a tapered
20 profile or "etch stop."

21 One embodiment of the present invention includes a method of increasing etch
22 selectivity of a self-aligned contact (SAC) etch while permitting a desirable degree of
23 polymer build-up. The polymer build-up that would lead to an etch stop or an excessively
24 tapered profile at the bottom of the contact is not observed to develop in embodiments of the
25 present invention. In one embodiment, the implementation of this method includes providing
26

1 a semiconductor substrate 100 in an etch tool such as the Applied Materials IPS system.
2 Other embodiments of the present invention are implemented on patterned substrates.

3 As understood in the art, etching involves a competition between removal and
4 deposition of material. Typical etching techniques remove polymer material from horizontal
5 surfaces at a higher rate than the polymer material is deposited on such surfaces. In contrast,
6 a net polymer material deposition is achieved on vertical surfaces.

7 Even though specific types of etching are referred to herein, it is understood that the
8 present invention is not limited by such examples of etching, which are provided merely for
9 illustrative purposes, but not by way of limitations. For example, embodiments of the
10 present invention are implemented in high density etcher applications. Other embodiments
11 of the present invention are implemented in reactive ion etching (RIE) applications. Still
12 other embodiments of the present invention are implemented in variations of high density
13 etching, and in RIE variations, such as MRIE.

14 Although the present invention is not restricted to a single interpretive analysis of
15 its etch profile control, the results achieved by implementing embodiments of the present
16 invention are consistent with the establishment of a compromise between conditions that lead
17 to competing effects. Under one type of such conditions, protective layer formation is
18 enhanced. Under another type of such conditions, protective layer formation is not enhanced.
19 Pulsing according to the present invention leads to the deposition of enough protective layer,
20 with sufficient selectivity, as to avoid the problems and failures exhibited by conventional
21 techniques.

22 The following discussion first focuses predominantly on examples of features etched
23 according to embodiments of the present invention and their comparison with failure modes
24 exhibited by conventional etching techniques. After these examples of physical
25 embodiments of etch profiles are provided, the following discussion focuses predominantly
26

on examples of pulsed flow conditions according to the present invention.

Embodiments of Etch Profiles

Referring to Figures 2 and 3, etching is carried out through use of a patterning mask 40 upon bulk dielectric layer 42 that is disposed upon etch stop layer 44. Bulk dielectric layer 42 comprises, for example, BPSG. Etch stop layer 44 comprises a nitride, for example, or any suitable dielectric and may cover other structures, such as gate stack 46. Gate stack 46, which includes a composite 58 of layers, as well as an upper dielectric layer 59, is disposed upon gate oxide layer 48, which is ultimately disposed upon semiconductor material 50. In an embodiment provided by way of example but not as a limitation, dielectric layer 59 comprises at least one dielectric material such as an oxide, a nitride, and combinations thereof; the top layer in composite 58 of layers comprises a material such as a silicide; and the bottom layer in composite 58 of layers comprises a material such as polysilicon.

The semiconductor device is located in a desired etcher with an etching area and is etched with a chemical etchant system, typically a fluorinated chemical etchant system, to form a predetermined pattern therein. The etchant system may comprise an etchant composition such as, for example, a fluorocarbon such as CF_4 , Ar, at least one hydrofluorocarbon such as CH_2F_2 and CHF_3 , higher molecular weight compounds including fluorocarbons such as C_4F_8 and C_5F_8 , mixtures of these substances, and other substances. The etchant system is substantially in a gas phase during the etching of the multi-layered structure.

Exposed dielectric layer 42, composed of SiO_2 , is selectively etched anisotropically at a relatively higher etch rate than the etch rate of the surrounding layers. In one embodiment of the present invention, the etch rate and sidewall polymer deposition are moderated by the pulsing of fluorocarbon gas into the etch recipe.

1 In the example shown in Fig. 2, etching is carried out by formation of a self-aligned
2 contact hole through mask 40 and dielectric 42 that uses a first etch gas, namely the
3 hydrofluorocarbon gas CHF₃, or the like as a constant etch gas source. As applied to this
4 particular example, etching according to one embodiment of the present invention is carried
5 out further with the pulsing of an etch selectivity fluorocarbon gas that is intermittently
6 blended with the hydrofluorocarbon gas during the etch process. Pulsing of the fluorocarbon
7 gas is carried out in a range from about 0 sccm to about 25 sccm, preferably from about 15
8 sccm to about 23 sccm, and most preferably, from about 18 sccm to about 22 sccm. The time
9 period of an overall gas pulsing cycle is in a range from about 10 to about 60 seconds,
10 preferably from about 15 to about 30 seconds.

11 The fluorocarbon gas pulse has a period in a range from about 1 second to about 30
12 seconds, preferably from about 10 seconds to about 20 seconds, and most preferably about
13 15 seconds.

14 Figures 4-5 and 8-9, which depict typical process failures in conventional etching
15 operations, will now be discussed. Figure 4 illustrates a typical failure post-etch condition
16 for a SAC structure due to loss of selectivity. The process etch is not sufficiently selective
17 to the nitride layer 44 which encapsulates the gate stack 46. Thus, the process etch results
18 in the removal of nitride layer 44 so as to expose gate stack 46. The exposed gate stack 46
19 will subsequently result in an electrical short with the conductive contact plug that is
20 subsequently deposited into the SAC-etched feature.

21 As shown in Fig. 2, a thin polymer film 41 is deposited according to one
22 embodiment of the present invention on the side walls of features 40, 42, and 44. According
23 to conventional techniques, however, deposition of a layer of polymer on the same side walls
24 is typically achieved by flowing polymer-forming gas at a rate such that irregular thicker
25 polymer deposits develop on at least one of the side walls. This undesirable growth is shown
26

1 as overgrowth 51 in Fig. 5. In some instances of conventional practice, overgrowth 51
2 extend towards each other to the point of coalescing together and thus stopping the etching.
3 The typical failure post-etch condition for a SAC structure shown in Fig. 5 includes the
4 formation of a thick sidewall polymer at the etch front before the contact reaches the silicon.
5 The polymer at the top of the sidewall structure may be thicker than it is at the bottom. If
6 this material gets too thick, it bridges over the etch front and the etch stops. It also may get
7 thick enough to allow some oxide to remain unetched along the sidewall of the nitride. This
8 diminishes the size of the bottom of the contact opening where it intersects with the
9 underlying silicon.

10 Figure 4 illustrates the situation which can be prevented with the pulsed addition of
11 a deposition gas according to an embodiment of the present invention. The etch profile
12 reflects an etch condition that has insufficient selectivity to the nitride film 44 that
13 encapsulates the gate stack 46, for example. The polymer 31 deposited on the vertical BPSG
14 sidewall 42 is thin, and substantially no polymer has been deposited on the horizontal and
15 rounded profile of the nitride encapsulation 44, the gate stack 46 thereby not providing
16 sufficient etch selectivity.

17 As a deposition gas, which is a selective gas, is pulsed into the chamber according
18 to an embodiment of the present invention, a thicker polymer is deposited along the vertical
19 BPSG sidewall 42. This polymer may also be deposited on nitride layer 44 which
20 encapsulates the gate stack 46. The deposition of the polymer along nitride layer 44 can
21 occur once nitride layer 44 is exposed. When so exposed, nitride layer 44 has a rounded
22 shape. From the foregoing, it is seen that the selectivity of the etch process is improved
23 without generating a failure due to excess deposition as was seen in Figure 5.

24 As illustrated by the examples shown in Figs. 2 and 6, a preferred minimum
25 thickness of polymer is deposited on the side walls of features 40, 42, 44, 240, and 242 to
26

1 protect and maintain the profiles of the side walls without undesirable irregular deposits.
2 This deposited polymer is shown as polymer film 41 in Fig. 2 and as polymer film 241 in
3 Fig. 6.

4 As indicated more generally above regarding the formation of a protective layer, the
5 process window improvement achieved with the present invention is consistent with the
6 characteristics of protective layer formation and how it protects side wall materials. As
7 shown in Fig. 2, the thickness of the protective layer polymer in this example, needed to
8 protect the side wall materials is typically thin. Conventional deposition techniques fail to
9 slow down the deposition rate and/or fail to prevent the undesirable etching of structures that
10 should be protected, as shown in Figs. 4, 5, 8 and 9. Pulsing, according to the present
11 invention, provides a time varying flow that alternates enhancement of protective layer
12 formation conditions with conditions under which such protective layer formation is not
13 enhanced, thus avoiding the failures exhibited by conventional techniques, such as those
14 shown in Figs. 4, 5, 8, and 9.

15 Figures 8 and 9 illustrate the typical failure modes associated with performing a high
16 aspect ratio contact etch. Figure 8 depicts the characteristic bowing that results from
17 insufficient etch selectivity. The etch front progresses in both the vertical and horizontal
18 directions because there is not enough of a protective layer 231, such as a polymer, that is
19 build up along the sidewalls. Without the protective layer passivating the surface the etch
20 front moves into the bulk dielectric in the horizontal direction.

21 Figure 9 illustrates the process failure which results from "taper". In this instance,
22 there is excessive build up of a protective layer 251, such as a polymer, that is deposited
23 along the sidewalls of the bulk dielectric. The build up of the protective layer decreases the
24 lateral dimension of the contact as the etch front moves vertically downward. The passivation
25 caused by this protective layer tends to slow the etch process, and eventually results in an
26

1 “etch stop” before the desired contact with the underlying silicon. Alternatively, the “taper”
2 can also cause a process failure that produces a contact opening that is too small. In this
3 case, the small size of the contact opening can cause a failure in an integrated circuit in which
4 the small contact opening is located.

5 Referring now to Figures 6-9, another embodiment of the present invention is
6 provided for forming a high aspect ratio contact in a semiconductor substrate. The method
7 includes providing an etcher 10, such as the Applied Materials IPS etch chamber, and pulsing
8 gases into the chamber during the etch process.

9 As illustrated in Figure 7, a semiconductor substrate 250 is provided having a bulk
10 dielectric 242 disposed thereon. Alternatively, an etch stop layer 248 may also be provided.
11 Additionally, the etch stop layer may include a semiconductive material or any other material
12 that is compositionally different from the bulk dielectric 242. Preferably, the bulk dielectric
13 242 is comprised of BPSG, and the etch stop layer 248 is a thermal oxide, silicon nitride such
14 as Si_3N_4 , or monocrystalline silicon.

15 In one embodiment of the present invention that is provided by way of example but
16 not as a limitation, the method further comprises the anisotropic etching of contact 252, as
17 illustrated in Figure 6, with a single gas process using CHF_3 , wherein CHF_3 is flowed at a
18 relatively low value of 18 sccm for 18 seconds and then flowed at a higher value of 28 sccm
19 for 18 seconds. This cycle is preferably repeated to achieve the desired etch depth. In
20 another embodiment, the CHF_3 flow rate is kept constant and some other gas that increases
21 deposition on the substrate and features is pulsed between two flow rate values every 18
22 seconds.

23 The selectivity to etch stop 248 is increased as the proportion of fluorocarbon gas
24 increases. In addition to BPSG, the bulk dielectric 242 can be comprised of PSG, SOG, and
25
26

1 other suitable materials. Likewise, the etch stop layer 248 can be comprised of silicon
2 oxynitride or TEOS and the like, as well as the silicon nitride described above.

3 Even though the foregoing discussion of etch profiles refers by way of example to
4 the deposition of a polymer film, it is understood that this type of deposit is not a limitation
5 of the present invention. Pulsing in the context of the present invention encompasses pulsed
6 flow of at least one material that leads to the formation of at least one protective layer,
7 including, but not limited to, at least one polymer film. Furthermore, pulsing conditions
8 according to the present invention refer to at least one pulsed gas flow that leads to surface
9 deposition, regardless of the substrate on which deposition takes place.

10 Pulsed Flow Conditions

11 An example is presented here for the purpose of introducing and illustrating
12 terminology that is used in this specification. For simplicity, only one gas is considered
13 under pulsing conditions in this example. When this gas is flowed at 18 sccm for 18s and
14 then flowed at 28 sccm for 14s, the period for this pulsed process is $14s + 18s = 32s$. The
15 flow of 28 sccm for 14s provides the conditions that enhance protective layer formation,
16 whereas the flow of 18 sccm for 18s provides the conditions that do not enhance protective
17 layer formation. Duty cycle is defined as the fraction of time during which conditions for
18 enhancing layer formation are provided. The time during which conditions that enhance
19 protective layer formation are provided is also referred to as "on" time. In this example, the
20 duty cycle is $14/32 = 0.4375$. In addition to a fractional quantity, the duty cycle is also
21 expressed as a percentage. Therefore, the duty cycle in this example is expressed as 0.4375
22 or as a 43.75% duty cycle.

23 The term "state" in this context refers to steady state concentration conditions within
24 the chamber into which the gas (gases) is (are) pumped. In this example, "state 1" refers to
25 the steady state concentration conditions that prevail when the gas is flowed at 18 sccm, and
26

1 “state 2” refers to the steady state concentration conditions that prevail when the gas is
2 flowed at 28 sccm. Naturally, whether any of these states is actually realized within the
3 chamber depends on the timing at which pulsing is applied. For example, when pulsing is
4 applied very quickly, or equivalently when the gas flow oscillates between limiting flow rate
5 values very quickly, steady state concentration conditions will not be reached, and thus states
6 0 and 1 will not actually be realized within the chamber.

7 Pulsing conditions are also described herein in terms of etch depth, or how deeply
8 etching proceeds under each limiting condition, and in terms of evolution of etch depth with
9 respect to the limiting etching depths. Etch depth evolution provides a description in terms
10 of variation of the conditions at fixed increments of etch depth.

11 The term “dimensionless time” is a common engineering term that is defined as real
12 time divided by the average residence time τ (tau) of the gas in the plasma. For example, as
13 the gas flow rate is increased, the average residence time is decreased since the gas moves
14 through the plasma more quickly.

15 The foregoing characteristics of pulsing conditions are used herein in diagrammatic
16 descriptions of different pulsing regimes. Accordingly, evolution with respect to states 1 and
17 2 as a function of dimensionless time is shown in some of the accompanying figures, and
18 evolution with respect to states 1 and 2 as a function of etch depth, also referred to as depth
19 of process, is shown in some of the accompanying figures. In addition, pulsing conditions
20 are shown in other figures as gas flow rate(s) depicted as function(s) of real time.

21 Figure 10 shows a graph of high versus low flow rates of a pulsed CHF_3 gas plasma
22 etch process. This graph illustrates the effect of pulsed gas flow rates according to one
23 embodiment of the present invention on the etch profile. In particular, this graph shows the
24 increased process window that is achieved when pulse flow conditions according to the
25 present invention are used. An increased process window leads to an increased tolerance to
26

possible errors in delivered flow rate. Furthermore, the broadening of the process window according to the present invention is achieved while maintaining etch profile control at smaller dimensions. The increased tolerance and the ability to maintain etch profile control when etching small features in the sub-micron domain, and more specifically at length scales smaller than 0.25 μm , lead to increased yield and manufacturing cost reduction because failures are reduced and tolerance is increased.

In the experiments that provided the data shown in Figure 10, the pulsed gas flow rates were changed from a low flow rate value to a high flow value every 18 seconds. The period of pulsing in these experiments was 36s with 50% duty cycle. Pulsing at high flow rate for about 18s and at low flow rate for about 18s provided an etch rate of about 133 $\text{\AA}/\text{s}$.

For purposes of comparison, the line marked "CW(0)" shows the etch profiles obtained with no pulsing. Under these conditions, the gas flow was kept at a "low flow" value for the entire etch process.

Figure 10 shows that for the CW(0) flow condition, *i.e.*, no pulsing condition, flow rates from 16 to nearly 23 sccm generate bowed profiles similar to the failure shown in Fig. 8, and that flows greater than about 24 sccm generate a taper fail profile that was similar to that shown in Figure 9. Therefore, the process window for CHF_3 flow is between 23 and 24 sccm under these process conditions. This process window, which is approximately 1 sccm wide, is shown in Fig. 10 in the form of the shaded rectangle. In the context of conventional manufacturing environments for submicron features, this process window would be considered extremely small.

The pulsed flow data according to the present invention as depicted in Figure 10 show a larger process window. For example, the pulsed conditions of 16 sccm low flow and 28 sccm high flow give substantially the same vertical profile obtained with 19 sccm low flow and 28 sccm high flow. Even flow rate values of 21 sccm low flow rate and 25 sccm

1 high flow rate resulted in profiles that, although slightly tapered, were considered acceptable.
2 The rectangle marked in Figure 10 as "pulsed gas process window" illustrates the range of
3 flow rates according to the present invention that were observed to provide acceptable
4 profiles. In contrast, the shaded rectangle marked in Figure 10 as "CW(0) Process Window"
5 shows the approximately 1 sccm process window that is observed under CW(0), non-pulsed,
6 flow.

7 Figures 11A-11B schematically show concentration (and state) responses under
8 pulsing conditions approximately equal to those maintained in the experiments that provided
9 the data shown in Figure 10. Figure 11A schematically shows concentration (or state)
10 response as a function of dimensionless time and Figure 11B schematically shows
11 concentration (and state) response as a function of depth of process. As indicated with
12 respect to Figure 10, the period was about 36s, high flow rate was maintained for about 18s
13 and low flow rate was maintained for about 18s. On time was about 18s, and about 50%
14 duty cycle. In these experiments, etch rate was about $133\text{\AA}/\text{s}$, τ was about 0.25s, state 1 etch
15 depth was about 2394\AA , state 2 etch depth was about 2394\AA , and total etch depth was about
16 4788\AA per cycle. State 1 in Figs. 11A-11B corresponds to one ordinate reading of 0 and state
17 2 corresponds in the same figures to an ordinate reading of 1. The graphs shown in Figs.
18 11A and 11B depict an approximate concentration evolution because the etch rate in state
19 1 has been assumed to be the same as that in state 2, even though these rates typically differ
20 from each other by some amount. In terms of τ , the period was about 144τ and the on time
21 was about 72τ . Consequently, the period and τ for these experiments satisfy the relationship
22 $\text{period} \gg \tau$. The dashed thick lines in Figures 11A and 11B show the state evolution and
23 the solid thin lines show the actual concentration evolution.

24 Figures 11A and 11B show that when $\text{period} \gg \tau$, the concentration tracks the input
25 flow rate and the etch process alternates between two steady state conditions. This is
26

1 depicted in Figs. 11A and 11B by the superposition of the dashed thick line with the solid
2 thin line. Under the pulsing conditions referred to with respect to Figs. 10, 11A and 11B, the
3 conditions that prevail in the chamber for most of the time are steady state conditions, and
4 the medium in the chamber can be characterized for most of the time as being in state 1 or
5 in state 2.

6 Pulsing according to the present invention is embodied under a wide variety of
7 timing regimes. Figures 12A, B; 13A, B; and 14A, B provide additional examples of pulsing
8 regimes. As indicated above, the ordinate axes in Figs. 12A, B; 13A, B; and 14A, B provide
9 readings concerning states and concentrations. The abscissae in Figs. 12A, 13A and 14A
10 provide readings concerning dimensionless time, and the abscissae in Figs. 12B, 13B and
11 14B provide readings concerning depth of process (\AA). Furthermore the ordinate reading of
12 0 indicates the low flow rate state 1 and the ordinate reading of 1 indicates the high flow rate
13 state 2. The solid lines in Figs. 12A, B; 13A, B; and 14A, B depict the evolution of actual
14 concentrations, and the dashed lines depict state evolutions.

15 Figures 12A and 12B depict state/concentration as a function of dimensionless time
16 and as a function of depth of process, respectively, under pulsing conditions that are
17 characterized by τ being about 0.16s, at 20% duty cycle, the period being approximately
18 equal to τ , an on time of about 0.2τ , a state 1 etch depth of about 4.3\AA , a state 2 etch depth
19 of about 17\AA , a total of about 21.3\AA etched per cycle, and an etch rate of about 133\AA/s . An
20 etch depth of about 4.1\AA is comparable to a silicon dioxide monolayer thickness.

21 The solid lines in Figs. 12A and 12B do not superimpose with the respective dashed
22 lines. This feature indicates that under these pulsing conditions the medium within the
23 chamber does not reach steady state conditions. As shown by the solid lines in Figs. 12A and
24 12B, the transition time between state 1 and state 2 conditions is a significant fraction of the
25 period, and the chamber operates under non steady state conditions for approximately all the
26

time. Figures 12A and 12B illustrate an example of fast pulsing conditions in an embodiment of the present invention in which the system does not reach steady state conditions for any of the states 1 or 2.

Figures 13A and 13B depict state/concentration as a function of dimensionless time and as a function of depth of process, respectively, under pulsing conditions that are characterized by τ being about 0.16s, the period being about 5τ , an on time of about 0.1τ , a state 1 etch depth of about 2.1\AA , a state 2 etch depth of about 104\AA , a total of about 106\AA etched per cycle, and an etch rate of about 133\AA/s .

The solid lines in Figs. 13A and 13B do not superimpose with the respective dashed lines. As noted regarding the graphs shown in Figs. 12 A and 12B, this feature indicates that under these pulsing conditions the medium within the chamber does not reach steady state conditions. As shown by the solid lines in Figs. 12A and 12B, the concentration is for a significant part of the time close to or approximately equal to the concentration that characterizes state 1. Under these pulsing conditions, the system reaches steady state conditions for state 1, but not for state 2. Like Figs. 12A and 12B, Figs 13A and 13B illustrate an example of fast pulsing conditions in an embodiment of the present invention.

Figures 14A and 14B depict state/concentration as a function of dimensionless time and as a function of depth of process, respectively, under pulsing conditions that are characterized by τ being about 0.16s, the period being about 5τ an on time of about 1τ , a state 1 etch depth of about 21\AA , a state 2 etch depth of about 85\AA , a total of about 106\AA etched per cycle, and an etch rate of about 133\AA/s .

The solid lines in Figs. 14A and 14B do not superimpose with the respective dashed lines. As noted regarding the graphs shown in Figs. 12A-13B, this feature indicates that under these pulsing conditions the medium within the chamber does not reach steady state conditions. As shown by the solid lines in Figs 14A and 14B, the concentration almost

reaches state 2 steady state conditions with an on time of about τ . More specifically, the concentration reaches about 60% of its high flow, state 2, value. The same graphs also show that state 1 steady state conditions are just reached under these pulsing conditions, with state 2 conditions lasting for about 4τ in each pulsing cycle. Figures 14A and 14B illustrate an example of fast pulsing conditions in an embodiment of the present invention in which the system does not reach state 2 steady state conditions but just reaches state 1 steady state conditions. In this sense, pulsing conditions provided in this example are conditions between those referred to in the context of Figs 12A-12B and Figs. 13A-13B.

As illustrated by the graphs shown in Figs. 11A-14B, different actual concentrations of etchant and different etch depths occur in each part of the cycles of pulsed gas flows provided in the foregoing examples as the pulse times are varied. Furthermore, Figs. 11A-14B illustrate the embodiments of the present invention that provide examples of a wide range of pulsing regimes, including very slow pulsing and very quick pulsing.

As any one with ordinary skill in the art will appreciate, process characteristics much as the number of gases introduced into the chamber, the number of protective layers formed in the process, the number of steps in the process, the number of steps and/or gases to which pulsing is applied as long as pulsing is applied in at least one step and/or to at least one gas flow, and whether pulsing is applied in the context of a process or a sequence of processes are not limitations to the present invention, because the present invention can be implemented with ordinary skill in the art under any combination of such parameters and conditions.

It is understood that although a number of wave profiles that illustrate pulsing conditions in the accompanying figures are square or quasi-square wave profiles, this particular wave-shape is not a limiting feature of the pulsing conditions in embodiments of

the present invention. In contrast, pulsing according to the present invention is applied in different embodiments thereof with any suitable wave shape.

Except for example 1, the additional examples provided hereinbelow illustrate other embodiments of pulsing conditions according to the present invention.

Example 1

This example is provided for comparative purposes, so that the time varying gas flow rates in the following examples can be compared to the flow rate patterns of this example. This is a two-step process with no pulsing conditions in any step. As shown in Fig. 15, 19 sccm of CHF_3 and 20 sccm of CH_2F_2 are flowed at 20 mTorr for 100s in step 1, and 25 sccm of CHF_3 , but no CH_2F_2 , is flowed at 30 mTorr for 60s in step 2. These conditions are hereinafter represented according to the following notation convention:

Step 1: 1000w Source/800w Bias, 20 sccm CHF_3 , 19 sccm CH_2F_2 , 20 mTorr, 100s.

Step 2: 1100w Source/900w Bias, 25 sccm CHF_3 , 0 sccm CH_2F_2 , 30 mTorr, 60s.

Although the foregoing notation refers first to a higher flow rate value and subsequently to a lower flow rate value for each one of the steps, this order is not a limitation, but merely an example of the order in the implementation of some embodiments of the present invention. In other embodiments of the present invention, for example, flowing at a lower flow rate value precedes flowing at a higher flow rate value. The source and bias power are provided with reference to an embodiment such as that discussed in connection with Fig. 1.

Example 2

In this example, the series of steps 1 that are referred to alternatively as "1A" and "1B" run for a total of 100s, with a duration of 10s each. CHF_3 is pulsed in steps labelled "1A" and "1B", but CH_2F_2 is not pulsed. Only CHF_3 is flowed in step 2 under non-pulsing conditions. The gas flow rate conditions in this example are depicted graphically in Fig. 16

for steps 1 and 2, where the solid line displays the oscillating high and low flow regimes for CHF_3 in step 1. The conditions for this example are given numerically as follows:

Step 1A: 1000w Source/800w Bias, 15sccm CHF_3 , 20sccm CH_2F_2 , 20mTorr, 10 sec.

Step 1B: 1000w Source/800w Bias, 25sccm CHF_3 , 20sccm CH_2F_2 , 20mTorr, 10 sec.

Step 1A: 1000w Source/800w Bias, 15sccm CHF_3 , 20sccm CH_2F_2 , 20mTorr, 10 sec.

Step 1B: 1000w Source/800w Bias, 25sccm CHF_3 , 20sccm CH_2F_2 , 20mTorr, 10 sec.

Step 1A: 1000w Source/800w Bias, 15sccm CHF_3 , 20sccm CH_2F_2 , 20mTorr, 10 sec.

Step 1B: 1000w Source/800w Bias, 25sccm CHF_3 , 20sccm CH_2F_2 , 20mTorr, 10 sec.

Step 1A: 1000w Source/800w Bias, 15sccm CHF_3 , 20sccm CH_2F_2 , 20mTorr, 10 sec.

Step 1B: 1000w Source/800w Bias, 25sccm CHF_3 , 20sccm CH_2F_2 , 20mTorr, 10 sec.

Step 1A: 1000w Source/800w Bias, 15sccm CHF_3 , 20sccm CH_2F_2 , 20mTorr, 10 sec.

Step 1B: 1000w Source/800w Bias, 25sccm CHF_3 , 20sccm CH_2F_2 , 20mTorr, 10 sec.

Step 2: 1100w Source/900w Bias, 25sccm CHF_3 , 0sccm CH_2F_2 , 30mTorr, 60 sec.

Example 3

In this example, the series of steps 1 that are referred to alternatively as "1A" and "1B" are applied under pulsing conditions for both gases CHF_3 and CH_2F_2 as shown by the solid and dashed lines in Fig. 17 in the portion of the graph labelled "step 1". Only CHF_3 is provided under pulsing conditions but no CH_2F_2 is flowed in step 2, as shown by the solid and dashed lines in the portion of the graph labelled "step 2" in Fig. 17. The solid line in the same figure indicates that the high and low flow rates for CHF_3 under pulsing conditions in step 1 are different from the high and low flow rates for the same gas under pulsing conditions in step 2. Note also that all gases are pulsed in both steps in this example at the same period and duty cycle. The conditions for this example are given numerically as follows:

Step 1A: 1000w Source/800w Bias, 15sccm CHF_3 , 27sccm CH_2F_2 , 20mTorr, 5 sec.

Step 1B: 1000w Source/800w Bias, 25sccm CHF₃, 16sccm CH₂F₂, 20mTorr, 15 sec.
Step 1A: 1000w Source/800w Bias, 15sccm CHF₃, 27sccm CH₂F₂, 20mTorr, 5 sec.
Step 1B: 1000w Source/800w Bias, 25sccm CHF₃, 16sccm CH₂F₂, 20mTorr, 15 sec.
Step 1A: 1000w Source/800w Bias, 15sccm CHF₃, 27sccm CH₂F₂, 20mTorr, 5 sec.
Step 1B: 1000w Source/800w Bias, 25sccm CHF₃, 16sccm CH₂F₂, 20mTorr, 15 sec.
Step 1A: 1000w Source/800w Bias, 15sccm CHF₃, 27sccm CH₂F₂, 20mTorr, 5 sec.
Step 1B: 1000w Source/800w Bias, 25sccm CHF₃, 16sccm CH₂F₂, 20mTorr, 15 sec.
Step 1A: 1000w Source/800w Bias, 15sccm CHF₃, 27sccm CH₂F₂, 20mTorr, 5 sec.

Step 1B: 1000w Source/800w Bias, 25sccm CHF₃, 16sccm CH₂F₂, 20mTorr, 15 sec.
Step 2A: 1100w Source/900w Bias, 30sccm CHF₃, 0sccm CH₂F₂, 30mTorr, 15 sec.
Step 2B: 1100w Source/900w Bias, 20sccm CHF₃, 0sccm CH₂F₂, 30mTorr, 15 sec.
Step 2A: 1100w Source/900w Bias, 30sccm CHF₃, 0sccm CH₂F₂, 30mTorr, 15 sec.
Step 2B: 1100w Source/900w Bias, 20sccm CHF₃, 0sccm CH₂F₂, 30mTorr, 15 sec.

Example 4

This embodiment provides an example of a flow sequence in which two gases, gas 1 and gas 2, are pulsed with different periods or duty cycles. The timing chart for this example shown in Figs. 18 depicts the flow rates that are controlled with external signal generators that drive the set points to the mass flow controllers.

Example 5

In this embodiment, at least one gas is flowed under pulsing conditions, and after evacuation at least a second gas is flowed under pulsing conditions.

Example 6

1 In this embodiment, at least one gas is flowed under pulsing conditions to form part
2 of an etch and subsequently pulsing is applied under different conditions to form another part
3 of the etch.

4 **Example 7**

5 In this embodiment, at least one gas is flowed under pulsing conditions to provide a
6 plurality of protective layers.

7 **Example 8**

8 In this embodiment, at least one gas is flowed under pulsing conditions to control the
9 etch profile of an oxide film. In some implementations of this embodiment, this control
10 comprises controlling the deposition of a side wall film.

11 **Example 9**

12 In this embodiment, at least one gas is flowed under pulsing conditions to control the
13 etch profile of a multi-layer resist.

14 **Example 10**

15 In this embodiment, at least one gas is flowed under pulsing conditions to control the
16 etch profile of a metal.

17 **Example 11**

18 In this embodiment, at least one gas is flowed under pulsing conditions to control the
19 etch profile of an alloy, such as an aluminum alloy.

20 **Example 12**

21 In this embodiment, at least one gas is flowed under pulsing conditions to control the
22 etch profile of tungsten.

23 **Example 13**

24 In this embodiment, at least one gas is flowed under pulsing conditions to control the
25 etch profile of a conductor.

26

Example 14

In this embodiment, at least one gas is flowed under pulsing conditions to control the etch profile of polysilicon.

Example 15

In this embodiment, at least one gas is flowed under pulsing conditions to control the etch profile of a polysilicide.

Example 16

In this embodiment, at least one gas is flowed under pulsing conditions to control etch profile and achieve deposition, including side wall deposition, with a high density etcher.

Example 17

In this embodiment, at least one gas such as O₂ or a gas mixture that includes O₂ is flowed under pulsing conditions to change deposition on a substrate.

Example 18

In this embodiment, at least one gas such as CO or a gas mixture that includes CO is flowed under pulsing conditions to change deposition on a substrate.

Example 19

In this embodiment, at least one gas such as CO₂ or a gas mixture that includes CO₂ is flowed under pulsing conditions to change deposition on a substrate.

Example 20

In this embodiment, pulsing conditions are applied to a hydrofluorocarbon gas in an oxide etching process.

Example 21

In this embodiment, pulsing is applied as described in Example 20 and further pulsing is applied to any additional gas that affects deposition.

Example 22

In this embodiment, aluminum etching is achieved with pulsing conditions applied to at least the flow of BCl_3 .

Example 23

In this embodiment, aluminum etching is achieved with pulsing conditions applied to at least the flow of Cl_2 .

Example 24

In this embodiment, pulsing is applied as described in Example 16, under pulsing conditions that apply about 20% to about 80% duty cycle.

Example 25

In this embodiment, pulsing is applied as described in Example 16, under pulsing conditions that apply about 30% to about 70% duty cycle.

Example 26

In this embodiment, pulsing is applied as described in Example 16, under pulsing conditions that apply about 40% to about 60% duty cycle.

Example 27

In this embodiment, pulsing is applied as described in Example 16, under pulsing conditions that apply about 50% duty cycle.

Example 28

In this embodiment, pulsing is applied as described in Example 16, under pulsing conditions characterized by a period within the range from about 5τ to about 25τ .

Example 29

In this embodiment, pulsing is applied as described in Example 16, under pulsing conditions characterized by a period within the range from about 10τ to about 20τ .

1 **Example 30**

2 In this embodiment, pulsing is applied as described in Example 16, under pulsing
3 conditions characterized by a period of about 15τ .

4 **Example 31**

5 In this embodiment, pulsing conditions are applied to a fluorocarbon gas in an oxide
6 etching process.

7 **Example Set 32**

8 This example set refers collectively to a number of embodiments of sequences
9 comprising each at least one of the embodiments described hereinabove which is repeatedly
10 applied as part of a sequence.

11 While the particular process as herein shown and disclosed in detail is fully capable
12 of obtaining the objects and advantages herein before stated, it is to be understood that it is
13 merely illustrative of the presently preferred embodiments of the inventions and that no
14 limitations are intended to the details of construction or design herein shown other than as
15 described in the appended claims.

16 One having ordinary skill in the art will realize that even though a memory device
17 was used as an illustrative example, the process is equally applicable to other semiconductor
18 devices and integrated circuits.

19 The present invention may be embodied in other specific forms without departing
20 from its spirit or essential characteristics. The described embodiments are to be considered
21 in all respects only as illustrative and not restrictive. The scope of the invention is, therefore,
22 indicated by the appended claims rather than by the foregoing description. All changes
23 which come within the meaning and range of equivalency of the claims are to be embraced
24 within their scope.

25 What is claimed and desired to be secured by United States Letters Patent is:
26